Abstract
Introduction
Vector architectures have been used for many years for high performance numerical applications -an area where they still excel. The first vector machines were supercomputers using memory-to-memory oper- The traditional approach to vector processor design has been to use an in-order execution engine and achieve high performance exploiting the natural datalevel parallelism embedded in each vector instruction. Typically, traditional vector architectures have used very limited forms of ILP techniques, only allowing some overlapping of vector and scalar instructions but keeping the scalar and vector instruction streams strictly ordered. To achieve good performance and to be able to tolerate the large latencies associated with supercomputer main memory systems, vector designers have exploited the large number of independent operations present in each vector instruction. When a vector instruction is started, it pays for some initial (potentially long) latency, but then it works on a long stream of elements and effectively amortizes this latency across all elements. A few of these vector instructions running concurrently can yield a very good usage of the available hardware resources.
In this context, it is natural that vector processor designers have striven to implement vector registers as large as budget and technology constraints would allow. Nonetheless, in today's environment where ILP techniques such as out-of-order execution, decoupling, multithreading, branch prediction, speculation, etc, have proved their value as latency tolerance mechanisms, it is less clear that the best way to invest the available register space consists in having only few very large registers.
First, if an application can not make full use of each register, then a precious hardware resource is being wasted. Second, given a certain budget in terms of transistors, large registers imply that only a few of them can be implemented. A small number of logical registers has a direct impact on the amount of spill code that the compiler and/or programmer must introduce to fit all live variables in the limited register file. Third, introducing ILP techniques in a processor having a few very large logical registers is difficult. For example, out-of-order execution without renaming with only 8 logical vector registers provides little benefit. On the other hand, introducing register renaming can be very Large registers have several drawbacks. costly since many copies of registers that are very large have to be provided.
Reducing the vector registers length is certainly a solution to the problems just outlined. If most applications can not fully use all elements present in each vector register [8] , then reducing the vector register length will reduce cost and increase the fraction of usage of regist,ers. The drawback of register length reduction is the associated performance penalty. Each time a vector instruction is executed, its associated latencies are amortized over a smaller number of elements. This can have a significant impact on performance, especially for memory accesses. Moreover, more instructions have to be executed each with a shorter effective length, and, therefore, the number of times that latencies must be payed is larger.
Unless some extra latency tolerance mechanism is introduced in a vector architecture, vector length can not be reduced without a severe performance penalty. While many techniques have been developed to tolerate memory latency in superscalar processors, only a few studies have considered the same problem in the context of vector architectures 19, 10, 111. This paper will present data confirming the fact that traditional vector architectures can not reduce their vector register length without suffering a severe performance penalty. However, we will show that by combining the vector register length reduction with two different ILP techniques, decoupling and multithreading, the performance penalty can be made very small. We will show that each resulting architecture tolerates very well long memory latencies and also makes a better usage of the available storage space in each vector register. Not only the performance impact of reducing the vector length is small, but when our two architectures with short vector registers are compared against a traditional vector machine with large vector registers, performance is in most cases far better across a large memory latency range.
Vector Length Distributions
The usage of the vector register file elements is determined by both the degree of vectorization of a program and the natural vector lengths associated with the data structures of an application. Many applications have small data sets or iterate over a particular dimension of an iteration space which is smaller than the vector register length. We start by evaluating a set of vectorizable applications to see what is their usage of a traditional vector register file. To select a set of highly vectorizable benchmarks, we compiled all programs from the Perfect Club and Specfp92 suites on a Convex C3400 machine, which has a maximum vector length of 128 elements. Then we selected the ten most vectorizable programs. The first thing to note is that, even though these ten programs are highly vectorizable, their average vector lengths are not very high. Investigation of the programs reveals that often times this is due to the natural shape of the application data space. In other cases, it is due to the nature of the algorithm, i.e., a triangular matrix operation tends to have many small vector lengths.
To better illustrate this point, we monitored every single vector instruction and recorded the vector length that it uses. The accumulated percentage distribution of these values is plotted in figure 1 . From figure 1 shows that the vector length distributions do not follow any regular pattern. Four programs behave as expected (swm256, tomcatv and, to a large extent, su2cor and bdna), having the majority of their vector lengths clustered around 128 and having a small percentage of very short vector lengths that are the residuals generated due to strip-mining. Hydro2d has a single dominant vector length (102) that comes from the fact that this value is the number of grid points used in the z-direction of the problem. Programs nasa7, arc2d and f l o 5 2 have a distribution that follows a staircase, having several dominant vector lengths. Programs t r f d and dyfesm have almost all their vector lengths lower than 64. 
f i l l Stripes
Given the results presented in the previous section, we want to investigate how the applications vector length and the hardware vector register length are related. That is, if we vary the vector register size, how many times will we have a vector register completely filled with data ? What we have done is compute the percentage of times that a vector register is used in all its capacity (we term this situation as a '(full stripe"). For example, say a program has two vector instruct>ions, and that the first instruction uses a vector length of 128 and the second one a vector length of 72. If we consider the vector register size to be 128, we have that 50% of all instructions have used a full stripe. Now, if we consider a vector register size of 64 elements the first instruction would "translate" into two instructions that would operate on 64 elements each one. The second instruction would turn into two instructions also, but that would operate. on 64 and 8 elements respectively. Thus, 3 out of 4 instructions (75%) would be using a full stripe. From figure 2 we can see that in order t o augment the percentage of full stripes we would have to choose a relatively small vector register size. Next sections will look into the performance implications of choosing a small vector register size.
Compiling for smaller vector lengths
In order to investigate the effects of reducing the hardware vector register length we need a set of benchmarks compiled assuming different vector lengths. Unfortunately, no public domain vectorizing compiler is available and, therefore, we are forced to artificially fool the Convex compiler [6] to generate code "as if" the vector length was 16, 32 or 64 (instead of the real 128). To obtain the desired binaries we modified the source benchmarks as follows. Using the vectorization information produced by the Convex compiler, we located in the source code each vectorized loop. For each loop nest, and taking into account loop transformations such as peeling, interchange and skewing, we manually strip-mined the loop being vectorized. This manual strip-mining consisted in adding a strip mine loop performing steps of length VLZ and modifying the original vectorized loop to do at most VLZ iterations (see figure 3) . To prevent the compiler from generating a doubly strip-mined loop (our strip-mining plus the natural strip mining introduced by the com- Adding Strip-mining.
piler) we used the MAXTRIPS directive [6] . This direct,ive informed the compiler that t,he inner loop was performing less than 128 trips and thus no extra stripmining was generated.
Using such a procedure we strip-mined most (but not all) vectorized loops present in our ten benchmarks. Loops that escaped from this strip-mining where vect,or loops that are in libraries and loops where introducing one extra level of strip-mining stopped vectorization. Moreover, due to the large number of loops to strip-mine, we first selected those that accumulate 95% of all execution time. The remaining loops that form the ot,her 5% of execution time were not instrumented. For each program, we generated four different binaries, assuming that the maximum hardware vector length was 16, 32, 64 and 128. For each register length, the percentage of operations that escaped our strip-mining procedure varied, but was below 4% for all programs except arc2d and flo52 where it was close to 10%.
A very important effect, of reducing trhe hardware vector register length is that the tot,al number of vect,or and scalar instructions executed varies dramatically.
Consider a very simple loop as shown in figure 4. It has 5 scalar instructions and 2 vector instructions. This loop copies 256 data items from array A into array R . Assuming a register length of 128, this task can be performed in just 2 iterations, yielding a total of 5 x 2 scalar operations being executed. On the other hand, assuming a register length of 16, the loop requires 8 iterations and executes $0 scalar instructions. Also, more vector instructions have been executed (16 Table 2 shows this effect for all benchmark programs. As the vector register length is reduced, the vectorization percentage decreases. It is worth noting that this decrease is not linear. It depends on the distribution of vector lengths used in the original, non strip-mined, program.
Short Vectors Performance
We start by analyzing the performance of a traditional in-order vector machine when the hardware vector length is varied. We are interested in the effect that different memory latencies have on performance and how it interacts with vector register length.
Architecture
Our reference machine is loosely based on a Convex C3400. The Convex C3400 [6] consist,s of a scahr unit and an independent vector unit. The scalar unit executes all instructions that involve scalar registers (A and S registers), and issues a maximum of one instsruction per cycle. The vector unit consists of two computation units (FUI and FU2) and one memory a,ccessing unit (MEM). The FU2 unit is a general purpose arithmetic, unit ca,pable of executing all vector inst,ruct,ions. The FU1 unit is a restricted functional unit that executes all vector instructions except multiplicat,ion, division and square root. Both functional units are fully pipelined. The vector unit has 8 vect,or registers which hold up to 128 elements of 64 bits each. The eight vector registers are connected to the functional units through a restricted crossbar. Pairs of vector registers are grouped in a register bank and share two read ports a,nd one write port that links tsliem to the functional units. The compiler is responsible for scheduling vector instructions and allocating
We have taken a trace-driven approach to gat,her all the simulation data presented in the following. We have used a pixie-like tool called Dixie [12] that is able to produce a trace of basic blocks executed as well as a trace of the values contained in the vector length (VI) register and Jinks [13] a parameterizable simulator that implements the reference architecture model before described. The ability to trace the value of the vector length register is critical to have a detailed simulation of the program execution.
Our benchmarks are compiled and resulting binaries are fed into Dixie which produces 1) a modified executable file with instrumentation code that will generate a trace and 2) a basic block description file that maps basic block identifiers to the actual instructions of each basic block. When you run the instrumented executable it generates a trace of basic block identifiers and a trace of every value t-hat is assigned t,o the vector length register. This two parallel traces are consumed by a cycle-level simulator (Jinks) that uses the basic block description file to simulate the execution of every single instruction and measure the dynamic behavior of the program. Dixie is able to trace user and library code and, thus, the simulation runs include the user vector code plus all the vector code found in the fortran math libraries. Figure 5 plots the performance of each program under different register lengths and different memory latencies on the reference machine. For each program we plot. the relative-time with respect to a baseline machine having 128 as its vector length and using a 1 cycle main memory latency. The relationship between execution time and relative-time is described by equation (1).
Performance
(1) If we look now at the effects of reducing the vector register length, we can see that performance degradation is very high. The conclusion is that, as expected, reducing the vector register length in a traditional vector machine results in a remarkable loss of performance. The cost savings are clearly out-weighted by the execution time degradation. Unless some lat(eacy tolerance technique is added to a traditional vector machine, vector register length should be kept as long as possible. In the next section we will see how decoupling can compensate this performance hss.
Combining short vectors and decoupling
In this section we will study how the combination of a latency tolerance technique such as decoupling can be combined with a vector architecture having short registers to overcome the performance degradation seen in the previous section. As we will see, decoupling with short registers can even provide speedups with respect to a traditional in-order machine.
Decoupled Vector Architecture
For ours simulations we used the decoupled vector architecture introduced in [9] . The main idea in this architecture is to use a fetch processor to split the incoming, non-decoupled, instruction stream into three different decoupled streams (see fig. 6 ). The translation is such that each processor can proceed independently and, yet, synchronizes through the communication queues when needed. Each of these three streams goes to a different processor: the address processor ( A P ) , that performs all memory accesses on behalf of the other two processors, the scalar processor (SP), that performs all scalar computations and the vector processor ( V P ) , that performs all vector computations. The three processors communicate through a set of ainplementntaonal queues and proceed independently. This set of queues is akin to the implementational queues that can be found in the floating point part of the R8000 microprocessor[l4]. The main difference of this decoupled architecture with previous scalar decoupled architectures such as the ZS-1 [15] , Figure 6 : The decoupled vector architecture studied in this paper. Queue names: (1) vector load data queue -VLDQ, (2) vector store data queue -VSDQ, (3) address load queue -AL&, (4) address store queue -AS&, (5) scalar load data queue -SLDQ. (6) scalar store data queue -SSDQ, t,he MAP-200 [16] , PIPE [17] or FOM [18] , is that it has two computational processors instead of just one.
These two computation processors, the SP and the VP, have been split due to the very different nature of the operands on which they work (scalars and vectors, respectively).
The main parameters of this architecture are the length of its queues: the three instruction queues, the inter-processor queues, the scalar queues and the load store address queues were set at 16 elements. For the vector queues numbers 1 and 2), each slot is a full vecconsidered. We start with 4 slots in each of them, as suggested in [9] . Reducing the vector register length benefits a decoupled implementation since each slot in the extra queues required to decouple the machine can be smaller than in the original machine.
The key points in this architecture will be to achieve good performance with relatively few slots in these two queues. This is another point where reducing the vector register length can be very helpful.
tor register an d , therefore, their size has to be carefully
Performance of the DVA
What is the performance of the decoupled machine using different vect,or register lengths ? Figure 7 plots the simulated performance for the decoupled and nondecoupled machines for several memory la.t,encies. For each program, we plot the baseline performance of the non-decoupled machine with a register length of 128 and the performance of the decoupled versions using indicate a slowdown and numbers below 1.0 indicate speed ups , We will st.art comparing the performance of the decoupled and non-decoupled machines with the maximum vector register length (128). As already presented in [9] , the performance improvements due t,o decoupling are quite substantial. Even with a perfect memory system with latency 1, speedups are in the ra,nge 1.10-1.25. When memory latency is increased up to 100 cycles, the DVA experiences some slowdowns, but much smaller than the reference machine.
Compring both machines at a latency of 100, the DVA yields speedups in the 1.22-1.52 range.
When the register length is reduced we still obtain very good results. Halving the register length (64 elernenk), yields a machine that performs only worse t8han the DVA128 by factors of 1.01-1.10 but that, in all ca,ses performs much better than the reference machine. Comparing performance at 100 cycles memory latency, we see speedups of the DVA64 over the REF machine in the 1.05-1.49 range. Note that, in three cases, the performance of the DVA64 at 100 cycles latency is better than the REF machine performance at 1 cycle memory latency. In all programs but trfd and su2cor, if we compare the DVA64 at 100 cycles and the reference machine at 50 cycles we see that the decoupled machine performs better (by factors in the range 1.01-1.32). These results suggest that even halving the register length, a machine with a slower memory system (thus, a much cheaper memory system) would perform better than a traditional machine.
Reducing the register length to 1/4 of the original length (32 elements), we still see that the performance of the DVA32 is better than the reference machine. Except for programs hydro2d, nasa7 and su2cor, the DVA32 achieves speedups over the REF machine in the range 1.01-1.25 and goes up to 1.42 for dyfesm (at latency 50).
Only when the register length is reduced to 16 elements (1/$ of the original) performance starts to decline noticeably. Seven out of ten programs perform worse with the DVA16 than with the REF machine, and only dyfesm and tomcatv maintain a good performance. This sudden jump in execution time is due to the combination of several effects: the number of scatter/gather operations, the number of outstanding branches and dependencies in scalar code introduce inany cycles of stall in a program run. These three t8ypes of hazards stall the vector processor very frequently, thereby exposing the full memory latency at each memory load being executed. This explains the steep slopes of each of the DVA16 curves.
Combining short vectors and Multithreading
This sectlion will evalua.te tlie benefitss of adding multithreading to a traditional in-order machine wit81i short regist,ers. While the DVA machine presented in tlie previous section focused on improving single t,liread performance, mult,ithreading is targeted at improving overa.11 throughput,. In both cases, t,he vector register reduction ca.n be an advantage if combined with a latency tolera.nce technique. In a multit,hreaded machine, reducing the vector length to 1/2 of the original size can allow running two independent threads on (almost) the same hardware as the original machine.
Multithreaded Vector Architecture
The mukithreaded vector architecture (MVA) we propose is also modeled after a Convex (23400 archtect,ure and was introduced in [lo] . The mult.itlircatied version of the reference architecture is shown in figtire 8 . It, 1ia.s several copies of all three set, of registers (A, S and V) needed to support multiple ha,rdware contexts (up to a maximum of 4 contexts). The fetch and decode unit,s are essentially the same as in t,hc reference machine, except tha,t they are time niult,iplexetl between tlie N context,s in the machine. At, ea.cli cycle, the decode unit, looks at, one and only one t,hread. If t,he current instruct,ion of that, thread can he dispatched, the inst,ruction is sent to its functional unit, and tmhe fet8ch unit is signaled t80 st,art fet,ching the following instruction from that t,hrmd. If tthe instmct,ion can not proceed, t,hen t.his decoding cycle has been lo st^ and the switch logic will select some ot,her thread t,o attempt decoding in the following cycle. Therefore, There a,re no special out,-of-order or simultaneous issue feat,ures in our miilt.ithreaded architec,ture. At most one inst,ruct,ion is fetched per cycle and a t most one instruction is sent to the execution units per cycle. Moreover, inst,ruct,ions from within a single thread execute iii-order, exactly the same way as they would do 011 tlhe reference processor. The lack of sophisticated issue units greatly simplifies the overall design. Nonetheless, multithreading does not come without problems. The cost, of t>he read/write crossbars between the registers and the functional units is a limit,-ing factor to be considered. In our model we assume that we coniplet,ely duplica.te the read/write crossbars, so t,ha,t. each thread sees the same amount of connect,ivity a.s it had in the reference a.rchitecture. For 4 cont,exts, t,his a,ssumption implies a rexi crossbar of 32 by 3 and a writ8e cr0ssba.r of 3 by 16. To take t,liis into account,, we cha,rge the mult,it,hreaded proc.essor with an extra cycle both for reading and writing from/into t.he vect,or register file. cycle.
Simulation methodology
To evaluate the performance of the multithreaded processor under different nieniory latencies, we have t o change t,he benchmarking strategy. We need to fix t8he t,otal amount of work being simulated. We will define a new benchmark consisting in the execution of ALL 10 progra.nis used so far. These 10 programs are ordered randomly (in particular, the order chosen is f l o 5 2 ( t f ) , swm256 (sw), suacor (su), t r f d (ti), tomcatv ( t o ) , nasa7 ( a 7 ) , hydro2d (hy), bdna (na), arc2d ( s r ) , dyfesm ( s d ) ) . Then, when doing simulations of a , say, 4 context processor each t,hrea,d is initialized to a different. pr0gra.m from this list, sequentially. FF' he11 a thread completes, the next job from the list is assigned to that thread. Using this scheme, which i s the same used in [19] , the amount of work performed is always fixed. The only shortcoming of this technique is that towa.rds the end of a simulation run, some hardware context might end up being empt,y, and thus not, all the potential perforniance improvement can be realized. Figure 9 shows an example execution profile of the 10 programs on a 2-context a.rchitecture. Note how towards the end, pr0gra.m dyf esm (sd) is for a short period of time done on t,he machine.
Performance of the MVA
The design space resulting from the combina.tion of short registers and multithreading is relatively la.rger t,ha.n what we saw for the decoupled machine. C" riven a certain budget in terms of register storage space, t,he processor designer can trade-off the number of threa.ds against t,he length of each individual register. For example, consider the baseline machine (REF128). This machine has a vector regist,er file that can hold 8 x 128 x 8 = 8 K b of storage. When multithreading the machine, the designer can choose between several alternatives: halving each register down to 64 element,s and allowing 2 hardware contexts or reducing each register to 32 elements and allowing 4 hardware contexts, etc. On the other ha.nd, a designer could decide to lower the overall cost of the machine by only implementing a 4Kb register file and splitting it between several threads, hoping tjhat the instruction level parallelism and latency tolerance irkroduced by the multithreading technique would compensate both t,he reduction in total storage and the reduction in each individual register as seen by a single thread.
We start by exploring different configurations assuming t.hat the number of threa.ds is 2. Later we will expand this number to 4 threads. Figure 10 presents the execution time for the sequence of ten benchmarks on several multithreaded machines. Assuming only two threads, the register storage space can be partitioned in several ways: 2 threads with each register 64 elements long curve 2@64), 2 threads with each register being 32 e I ements long (curve 2Q32) or 2 t<hreads with each register being 16 element,s long (curve 2Q16). Note that these three architectures ha,ve, respectively, 8Kb, 4Kb and 2Kb of total storage space in their vector register file. For comparison, we also include a multithreaded machine having 16Kb of storage (2 threads @ 128 elements, curve 2Q128) and the reference machine (8Kb of space, curve REF128). threads where possible ? For example, if our budget is 8Kb of registers, is it better to have 2 threads at 64 elements or 4 threa.ds at 32 elements ? Figure 11 answers these questions. This figure plots, for three different register capacities (4, 8 and IfjKb), the execution time for configurations that split the available capacity in symmetric ways. Due to space constraints, we only present results for a memory system having 50 cycles latency. Figure 11 shows that the difference between 2 and 4 threads is very small if the total register space is kept constant. That is, in general, it is better t.0 have fewer threads with longer vector registers than more threads with shorter vector registers. This conclusion, though, deserves more investigation with programs that are either (a) less vectorizable or before being settled.
have smaller vector lengths t,han our ten 4Kb 8Kb 16Kb
Figure 11: Execution time comparison of 2 versus 4 threads when given a certain vector register budget. Figure 10 shows a pattern similar to the behavior of the decoupled architectures. If we start looking at the benefits of fully multithreading the reference machine usin 2 contexts with the original registers of 128 elements ?curve 2Q128), we can see that the benefits of multithreading are rather large. At latency 1, the speedup over the REF128 machine is 1.19 and goes up to 1.52 at latency 100 cycles. If we start trading off register length for hardware contexts, we can see that introducing two threads at the expense of halving each register (curve 2Q64) is still a good decision performance wise. The 2Q64 machine uses the same storage space and a slightly more complex crossbar than the REF128 machine but, despite the extra cycle charged to traverse each crossbar, it yields speedups in the range 1.10-1.29. Reducing register size to 32 and keeping only 2 threads (curve 2Q32) incurs a severe degradation but still outperforms the REF128 machine. The 2@32 configuration could be a good tradeoff to reduce total machine cost while retaining a similar level of performance. Finally, going down to the 2Q16 machines where each register is only 16 elements long is much worse than using a traditional machine, something similar as to what happened in the decoupled architectures.
Can performance be improved by using more
Summary
This paper has presented data on the tradeoffs involved in choosing an adequate vector register size for vector TSA's. Traditionally, very large vector registers have been chosen to maximize the amount of latency amortized per vector instruction. Nonetheless, this election was made in an environment where almost all vector architectures executed instructions in strict program order (with some minor overlapping between vector and scalar instruciions). Despite the need for very long registers, many highly vectorizable programs can not make full use of every single element in a register. Our measurements show how in many programs, less than 40% of all register being used are completely filled with 128 elements of data. Unfortunately, our simulations confirm that it is not possible to reduce the vector register length in a traditional vector architecture without severely affecting performance: halving the register length, for example, yields slowdowns in the range 1.05-1.8.
Nonetheless, since the first register-to-register vector ISA were introduced, the superscalar community has shown that many other techniques can be used to tolerate long latencies, such as the typical long delays associated with memory accesses. These techniques are based on exploiting instruction level parallelism (ILP) by executing instructions out-of-order, in a decoupled way or by using inultithreading. This paper has shown that when ILP is exploited using either decoupling or multithreading the need for very large vector registers is substantially reduced. The reduction in vector register length can be used in two different ways: either to decrease processor cost by reducing the total amount of storage devoted to register values or to improve performance by more effectively using the available storage by sharing it between several threads or by adding vector queues in a decoupled environment.
Simulations show that combining decoupling and short registers it is possible to reduce the size of each vector register to 1/2 with a good performance improvement (speedups of 1.05-1.49) and down to 1/4 a.t a similar level of performance (speedups of 1.01-1.25) although some programs might experience small slowdowns (less than 5% . The overall register space inal reference machine.
Simulations also show that combining multithreading and short vectors yields substantial speedups. Two threads can be accommodated in the original register space providing speedups in the range 1.23-1.29. Further reducing the register size to 32 elements is only ma.rginally better t,han the reference machine (1.02 to 1.05 speedups) but halves the register file cost. requirements for the DV A 32 machine is half the orig-
